JPH025011B2 - - Google Patents

Info

Publication number
JPH025011B2
JPH025011B2 JP55030441A JP3044180A JPH025011B2 JP H025011 B2 JPH025011 B2 JP H025011B2 JP 55030441 A JP55030441 A JP 55030441A JP 3044180 A JP3044180 A JP 3044180A JP H025011 B2 JPH025011 B2 JP H025011B2
Authority
JP
Japan
Prior art keywords
target
targets
output signal
mask
microcircuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55030441A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55133539A (en
Inventor
Haabaato Berii Danieru
Ei Maakuru Deiuitsuto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Biosystems Inc
Original Assignee
Perkin Elmer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Perkin Elmer Corp filed Critical Perkin Elmer Corp
Publication of JPS55133539A publication Critical patent/JPS55133539A/ja
Publication of JPH025011B2 publication Critical patent/JPH025011B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7088—Alignment mark detection, e.g. TTR, TTL, off-axis detection, array detector, video detection
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7073—Alignment marks and their environment
    • G03F9/7076—Mark details, e.g. phase grating mark, temporary mark
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • H01L21/682—Mask-wafer alignment

Landscapes

  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Multimedia (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Image Processing (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Length Measuring Devices By Optical Means (AREA)
JP3044180A 1979-03-12 1980-03-12 Mask or wafer having target and method and device for using same Granted JPS55133539A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/019,964 US4353087A (en) 1979-03-12 1979-03-12 Automatic mask alignment

Publications (2)

Publication Number Publication Date
JPS55133539A JPS55133539A (en) 1980-10-17
JPH025011B2 true JPH025011B2 (en]) 1990-01-31

Family

ID=21796025

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3044180A Granted JPS55133539A (en) 1979-03-12 1980-03-12 Mask or wafer having target and method and device for using same

Country Status (6)

Country Link
US (1) US4353087A (en])
JP (1) JPS55133539A (en])
CA (1) CA1150418A (en])
CH (1) CH656743A5 (en])
DE (1) DE3006578A1 (en])
GB (1) GB2045523B (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009188404A (ja) * 2008-02-01 2009-08-20 Asml Netherlands Bv アラインメントマーク及びこのようなアラインメントマークを備える基板の位置合わせ方法

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57198851A (en) * 1981-05-30 1982-12-06 Nippon Kogaku Kk <Nikon> Inspecting device for defect of pattern
DE3144849A1 (de) * 1981-11-11 1983-05-19 Siemens AG, 1000 Berlin und 8000 München Opto-elektronisches justierverfahren bei der herstellung von mehrlagenschaltungen
JPS58102774A (ja) * 1981-12-14 1983-06-18 Nec Corp インクジエツト記録装置
JPS5972134A (ja) * 1982-10-18 1984-04-24 Hitachi Ltd パタ−ン検出装置
US4794648A (en) * 1982-10-25 1988-12-27 Canon Kabushiki Kaisha Mask aligner with a wafer position detecting device
US4549084A (en) * 1982-12-21 1985-10-22 The Perkin-Elmer Corporation Alignment and focusing system for a scanning mask aligner
US4578590A (en) * 1983-05-02 1986-03-25 The Perkin-Elmer Corporation Continuous alignment target pattern and signal processing
GB2146427B (en) * 1983-08-01 1987-10-21 Canon Kk Semiconductor manufacture
DE3336901A1 (de) * 1983-10-11 1985-04-18 Deutsche Itt Industries Gmbh, 7800 Freiburg Maskenmarkierung und substratmarkierung fuer ein verfahren zum justieren einer eine maskenmarkierung enthaltenden photomaske auf einer substratmarkierung
DE3485022D1 (de) * 1983-12-26 1991-10-10 Hitachi Ltd Belichtungsvorrichtung und verfahren fuer die ausrichtung einer maske mit einem arbeitsstueck.
US4557599A (en) * 1984-03-06 1985-12-10 General Signal Corporation Calibration and alignment target plate
US4701050A (en) * 1984-08-10 1987-10-20 Hitachi, Ltd. Semiconductor exposure apparatus and alignment method therefor
JPH0685387B2 (ja) * 1986-02-14 1994-10-26 株式会社東芝 位置合わせ方法
US4896206A (en) * 1987-12-14 1990-01-23 Electro Science Industries, Inc. Video detection system
WO1989008926A1 (en) * 1988-03-16 1989-09-21 Plessey Overseas Limited Vernier structure for flip chip bonded devices
GB8806232D0 (en) * 1988-03-16 1988-04-13 Plessey Co Plc Vernier structure for flip chip bonded devices
JPH05234845A (ja) * 1991-05-08 1993-09-10 Hitachi Ltd 縮小投影露光装置
US5696835A (en) * 1994-01-21 1997-12-09 Texas Instruments Incorporated Apparatus and method for aligning and measuring misregistration
JPH07253311A (ja) * 1994-03-15 1995-10-03 Fujitsu Ltd パターン検査装置の較正方法、パターン検査方法、パターン位置決定方法、および半導体装置の製造方法
US6246787B1 (en) 1996-05-31 2001-06-12 Texas Instruments Incorporated System and method for knowledgebase generation and management
US6292582B1 (en) 1996-05-31 2001-09-18 Lin Youling Method and system for identifying defects in a semiconductor
US6091846A (en) * 1996-05-31 2000-07-18 Texas Instruments Incorporated Method and system for anomaly detection
US6205239B1 (en) 1996-05-31 2001-03-20 Texas Instruments Incorporated System and method for circuit repair
US6011586A (en) * 1996-12-04 2000-01-04 Cognex Corporation Low-profile image formation apparatus
US6330355B1 (en) * 1999-04-01 2001-12-11 Taiwan Semiconductor Manufacturing Company Frame layout to monitor overlay performance of chip composed of multi-exposure images
US7359577B2 (en) * 2004-07-13 2008-04-15 Yan Wang Differential method for layer-to-layer registration
US7650029B2 (en) * 2004-11-23 2010-01-19 Hewlett-Packard Development Company, L.P. Multiple layer alignment sensing

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1816816A1 (de) * 1967-12-28 1969-08-14 Tokyo Shibaura Electric Co Position- und Richtungsermittlungseinrichtung unter Verwendung von Kennzeichen oder Mustern
DE1919991C3 (de) * 1969-04-19 1973-11-29 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Anordnung zur automatischen Aus richtung von zwei aufeinander einzu justierenden Objekten
US4070117A (en) * 1972-06-12 1978-01-24 Kasper Instruments, Inc. Apparatus for the automatic alignment of two superimposed objects, e.g. a semiconductor wafer and mask
US3838274A (en) * 1973-03-30 1974-09-24 Western Electric Co Electro-optical article positioning system
US3885877A (en) * 1973-10-11 1975-05-27 Ibm Electro-optical fine alignment process
US3865483A (en) * 1974-03-21 1975-02-11 Ibm Alignment illumination system
EP0005462B1 (de) * 1978-05-22 1983-06-08 Siemens Aktiengesellschaft Verfahren zum Positionieren von zwei aufeinander einzujustierenden Objekten

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009188404A (ja) * 2008-02-01 2009-08-20 Asml Netherlands Bv アラインメントマーク及びこのようなアラインメントマークを備える基板の位置合わせ方法
US8208121B2 (en) 2008-02-01 2012-06-26 Asml Netherlands B.V. Alignment mark and a method of aligning a substrate comprising such an alignment mark

Also Published As

Publication number Publication date
GB2045523A (en) 1980-10-29
GB2045523B (en) 1983-05-05
DE3006578C2 (en]) 1989-03-23
CA1150418A (en) 1983-07-19
DE3006578A1 (de) 1980-09-25
CH656743A5 (de) 1986-07-15
JPS55133539A (en) 1980-10-17
US4353087A (en) 1982-10-05

Similar Documents

Publication Publication Date Title
JPH025011B2 (en])
US4938600A (en) Method and apparatus for measuring registration between layers of a semiconductor wafer
KR890003145B1 (ko) 반도체장치 제조용 마스크패턴 검사방법
US4783826A (en) Pattern inspection system
US4794648A (en) Mask aligner with a wafer position detecting device
JPH01202607A (ja) 反復微細パターンの差異検出方法
US4504148A (en) System for detecting a signal for aligning two bodies and signal _processing method
US4545684A (en) Alignment mark detecting apparatus and method
US20060274935A1 (en) Method for measuring registration of overlapping material layers of an integrated circuit
JPH0140489B2 (en])
JPH03201454A (ja) 半導体装置の位置合わせ方法
JP2000047369A (ja) 欠陥検査方法及びその装置
CA1159579A (en) Method for automatic mask alignment
JPH05217843A (ja) 縮小投影露光装置
JPH0160766B2 (en])
CA1159578A (en) Target for use in mask alignment
JPS62149127A (ja) 荷電ビ−ム露光装置
JPS6057929A (ja) パターン欠陥検出装置
JP2549847B2 (ja) 半導体装置の製造方法とこれに使用するパタ−ンパタ−ン寸法測定装置
KR0139702B1 (ko) 반도체장치 및 그 제조방법과 얼라인먼트방법
JPS6134939A (ja) 半導体焼付装置
JPH05226460A (ja) 画像処理による半導体チップ位置検出方法
JPS61199634A (ja) 半導体焼付装置用位置合せ機構
JP2597754B2 (ja) 基板の回転補正方法
JPH0624037B2 (ja) パタ−ン検査方法